The Future of Computing: Software Libraries

Stanimire Tomov and Jack Dongarra

Research Director
Innovative Computing Laboratory
University of Tennessee, Knoxville

DOD CREATE Developers' Review **Savannah, Georgia** February 28, 2012



- Motivation
- Challenges
- Current approaches
- Specific examples
- Conclusions




Future Computer Systems

- Most likely to be a hybrid design
 - Think standard multicore chips and accelerator (GPUs)
- Today accelerators are attached
- Next generation more integrated
- Intel's MIC architecture "Knights Ferry" and "Knights Corner" to come.
 - 48 x86 cores
- AMD's Fusion in 2012 2013
 - Multicore with embedded graphics ATI
- Nvidia's Project Denver plans to develop an integrated chip using ARM architecture in 2013.









The future is fusion



Major Changes to Software

- Must rethink the design of our algorithms and software
 - Manycore architectures are another disruptive technology
 - Similar to what happened with cluster computing and message passing
 - Rethink and rewrite the applications, algorithms, and software
 - Data movement is expensive
 - Flops are cheap



Software Libraries at DoD HPCMP

[must provide support for manycore and hybrid architectures]

- LAPACK (including vendor optimized)
- ScaLAPACK
- BLAS (ATLAS, GotoBLAS, vendor)
- PAPI, ScaLASCA, TAU
- PETSc
- SuperLU

• • •

Dense

Linear

Algebra



The Need for HP Linear Algebra


Electronic structure calculations

Density functional theory

Many-body Schrödinger equation (exact but exponential scaling)

$$\{-\sum_{i} \frac{1}{2} \nabla_{i}^{2} + \sum_{i,j} \frac{1}{|r_{i} - r_{j}|} + \sum_{i,j} \frac{Z}{|r_{i} - R_{j}|}\} \Psi(r_{1},...,r_{N}) = E\Psi(r_{1},...,r_{N})$$

- · Nuclei fixed, generating external potential (system dependent, non-trivial)
- · N is number of electrons



Kohn Sham Equation: The many body problem of interacting electrons is reduced to non-interacting electrons (single particle problem) with the same electron density and a different effective potential (cubic scaling).

$$\{-\frac{1}{2}\nabla^{2} + \int \frac{\rho(r')}{|r - r'|} dr' + \sum_{I} \frac{Z}{|r - R_{I}|} + V_{XC} \} \psi_{i}(r) = E_{i} \psi_{i}(r)$$

$$\rho(r) = \sum_{i} |\psi_{i}(r)|^{2} = |\Psi(r_{1}, ..., r_{N})|^{2}$$

- \cdot V_{XC} represents effects of the Coulomb interactions between electrons
- · ρ is the density (of the original many-body system)

 $V_{_{XC}}$ is not known except special cases \Rightarrow use approximation, e.g. Local Density Approximation (LDA) where $V_{_{XC}}$ depends only on ρ

 A model leading to self-consistent iteration computation with need for HP LA (e.g, diagonalization and orthogonalization)



A Next Generation of DLA Software

Software/Algorithms follow hardware evolution in time

LINPACK (70's) (Vector operations)


LAPACK (80's) (Blocking, cache friendly)

ScaLAPACK (90's) (Distributed Memory)

PLASMA (00's) New Algorithms (many-core friendly)

MAGMA

Hybrid Algorithms (heterogeneity friendly)



GPU GPU Critical Path

Rely on

- Level-1 BLAS operations

Rely on

Level-3 BLAS operations

Rely on

- PBLAS Mess Passing

Rely on

- a DAG/scheduler
- block data layout
- some extra kernels

Rely on

- hybrid scheduler (of DAGs)
- hybrid kernels (for nested parallelism)
- existing software infrastructure7



Challenges for Software Libraries

1. Synchronization

Break Fork-Join model

2. Communication

Use methods which have lower bound on communication

3. Mixed precision methods

2x speed of ops and 2x speed for data movement

4. Autotuning

 Today's machines are too complicated, build "smarts" into software to adapt to the hardware

5. Fault resilient algorithms

Implement algorithms that can recover from failures/bit flips

6. Reproducibility of results




Real Crisis with HPC is with the Software

- Our ability to configure the next hardware system is without question just a matter of time and \$\$
- A supercomputer application and software are usually much more long-lived than a hardware
 - Hardware life typically five years at most.... Apps 20-30 years
 - Fortran and C are the main programming models (still!!)
- The REAL CHALLENGE is Software
 - Programming hasn't changed since the 70's
 - HUGE manpower investment
 - MPI... is that all there is?
 - Often requires HERO programming
 - Investments in the entire software stack is required (OS, libs, etc.)
- Software is a major cost component of modern technologies
 - The tradition in HPC system procurement is to assume that the software is free... SOFTWARE COSTS (over and over)




1. Synchronization (in LAPACK LU)






Synchronization-avoiding (PLASMA)

- ➤ Idea: break into smaller tasks and remove dependencies
- ➤ Objectives: high utilization of each core, scaling to large number of cores
- Methodology: Arbitrary DAG scheduling, Fine granularity / block data layout





Algorithms as DAGs




Observations

- DAG too large to be generated ahead of time
 - Generate it dynamically
- HPC is about distributed heterogeneous resources
 - Have to get involved in message passing
 - Distributed management of the scheduling
 - Dynamically deal with heterogeneity

[example – a Cholesky factorization DAG]



Scheduling Algorithms as DAGs





2. Communication

Exponentially growing gaps with time

•	A	CO	m	pa	ris	SO	n
			• • • •	Pu	•		

Annual improvements							
Time per flop		Bandwidth	Latency				
59%	Network	26%	15%				
59%	DRAM	23%	5%				

- FPS-164 and VAX (1976)
 - 11 Mflop/s; transfer rate 44 MB/s
 - Ratio of flops to bytes of data movement:
 1 flop per 4 bytes transferred
- Nvidia Fermi and PCI-X to host
 - 500 Gflop/s; transfer rate 8 GB/s
 - Ratio of flops to bytes of data movement:
 62 flops per 1 byte transferred
- Flops are cheap
 Need algorithms of reduced communication



Ways to reduce communication

New algorithms

- To attain lower bounds on communication
- Attain large speedups in theory and practice

Blocking for data reuse

Split computation in tasks of small enough memory footprint to allow cache reuse (all levels of memory hierarchy)

Delayed update

Accumulate inefficient transformations (e.g., Level 2 BLAS) into more efficient (e.g., Level 3 BLAS)

Mixed precision techniques

E.g., mixed-precision for sparse iterative solvers



An Example

TSQR: QR factorization of a tall skinny matrix using Householder transformations

- QR decomposition of m x b matrix W, m >> b, on P processors
- Usual parallel algorithm (ScaLAPACK)
 - Compute Householder vector for each column
 - Number of massages ~ b log P
- **Communication avoiding algorithm**
 - Reduction operation, with QR as an operator
 - Number of massages ~ log P

$$W = \begin{bmatrix} W_0 \\ W_1 \\ W_2 \\ W_3 \end{bmatrix} \xrightarrow{\longrightarrow} \begin{bmatrix} R_{00} \\ R_{10} \\ R_{20} \\ R_{30} \end{bmatrix} \xrightarrow{\longrightarrow} R_{01} \xrightarrow{\longrightarrow} R_{02}$$


J. Demmel, L. Grigori, M. Hoemmen, J. Langou '08



Hybrid Algorithms (Challenges 1 & 2)

A methodology to use all available resources:

- MAGMA uses HYBRIDIZATION methodology based on
 - Representing linear algebra algorithms as collections of TASKS and DATA DEPENDENCIES among them
 - Properly SCHEDULING tasks' execution over multicore and GPU hardware components
- Successfully applied to fundamental linear algebra algorithms
 - One and two-sided factorizations and solvers
 - Iterative linear and eigen-solvers
- Productivity
 - High-level
 - Leveraging prior developments
 - Exceeding in performance homogeneous solutions





Hybrid Algorithms

One-Sided Factorizations (LU, QR, and Cholesky)

- Hybridization
 - Panels (Level 2 BLAS) are factored on CPU using LAPACK
 - Trailing matrix updates (Level 3 BLAS) are done on the GPU using "look-ahead"





A hybrid algorithm example


Left-looking hybrid Cholesky factorization in MAGMA 1.0

```
for (j = 0; j < *n; j += nb) {
2
      jb = min(nb, *n-j);
3
      cublasSsyrk('l', 'n', jb, j, -1, da(j, 0), *lda, 1, da(j, j), *lda);
      cudaMemcpy2DAsync(work, jb*sizeof(float), da(j,j), *lda*sizeof(float),
5
                     sizeof(float)*jb, jb, cudaMemcpyDeviceToHost, stream[1]);
      if (j + jb < *n)
6
         cublasSgemm('n', 't', *n-j-jb, jb, j, -1, da(j+jb, 0), *lda, da(j, 0),
                      *lda, 1, da(j+jb,j), *lda);
8
      cudaStreamSynchronize(stream[1]);
9
      spotrf_("Lower", &jb, work, &jb, info);
10
      if (*info != 0)
11
12
         *info = *info + j, break;
      cudaMemcpy2DAsync(da(j,j), *lda*sizeof(float), work, jb*sizeof(float),
13
                     sizeof(float)*jb, jb, cudaMemcpyHostToDevice, stream[0]);
14
15
      if (j + jb < *n)
         cublasStrsm('r', 'l', 't', 'n', *n-j-jb, jb, 1, da(j,j), *lda,
16
                      da(j+jb,j), *lda);
17
18
```

- The difference with LAPACK the 3 additional lines in red
- Line 10 (done on CPU) is overlapped with work on the GPU (line 7)



MAGMA Performance (single GPU)




GPU Fermi C2050 (448 CUDA Cores @ 1.15 GHz) + Intel Q9300 (4 cores @ 2.50 GHz) DP peak **515** + **40** GFlop/s Power* ~**220** W

AMD Istanbul
[8 sockets x 6 cores (48 cores) @2.8GHz]
DP peak **538** GFlop/s
Power* ~1,022 W

^{*} Computation consumed power rate (total system rate minus idle rate), measured with KILL A WATT PS, Model P430



MAGMA Performance (scaling)



Keeneland system, using one node

3 NVIDIA GPUs (M2070 @ 1.1 GHz, 5.4 GB)

2 x 6 Intel Cores (X5660 @ 2.8 GHz, 23 GB)



Productivity: sequential to hybrid code

 Productivity - develop parallel multicore + multiGPU algorithms from sequential algorithms using DAG-based runtime systems

```
// Hybrid Tile Cholesky
// Sequential Tile Cholesky
                                             FOR k = 0..TILES-1
FOR k = 0..TILES-1
                                               Insert Task(DPOTRF, ...)
  DPOTRF(A[k][k])
  FOR m = k+1..TILES-1
                                               FOR m = k+1..TILES-1
     DTRSM(A[k][k], A[m][k])
                                                 Insert Task(DTRSM, ...)
     FOR n = k+1..TILES-1
                                                 FOR n = k+1..TILES-1
        DSYRK(A[n][k], A[n][n])
                                                    Insert Task(DSYRK, ...)
        FOR m = n+1..TILES-1
                                                    FOR m = n+1..TILES-1
           DGEMM(A[m][k], A[n][k], A[m][n])
                                                      Insert Task(DGEMM...)
```

 Tile kernels and one-sided factorizations and solvers (using StarPU) are released in MAGMA 1.1




The StarPU runtime system

The need for runtime systems

- do dynamically what would be difficult to do statically
- Library that provides
 - Task scheduling
 - Memory management

http://runtime.bordeaux.inria.fr/StarPU/






The DAGuE runtime system

- Distribute the DAG analysis
 - The DAG is never completely unrolled
 - Each node only unrolls it's own portion of the DAG
- Minimize the data transfers
- Overlap communication and computations
- Let the user describe the algorithms based on data dependencies between tasks



Performance



Hardware: 81 dual socket Intel Xeon L5420 quad core nodes @2.5 GHz => 648 cores

DAGuE & PLASMA teams @ ICL; For more information, see http://icl.cs.utk.edu/dague/;




3. Mixed Precision Methods

- Mixed precision, use the lowest precision required to achieve a given accuracy outcome
 - Improves runtime, reduce power consumption, lower data movement
 - Reformulate to find correction to solution, rather than solution [Δx rather than x].




Mixed Precision Solvers

MAGMA LU-based solvers on Fermi (C2050)





Mixed-precision solvers



- High-precision (quadruple):
 Double-double precision (WP)
- WP flops are expensive!
 1 WP flop ~ 20 DP flops
- Up to 20x speedup over direct WP solver


w/ Daichi Mukunoki University of Tsukuba, Japan

- Host: Xeon E5630 2.53GHz (4cores*2sockets), DDR3 6GB
- CentOS6.0, CUDA4.0



4. Autotuning

$$C = \alpha A B + \beta C$$




- To empirically find best implementations
- Parameters influencing performance are selected
- Code is parameterized
- Search engine automatically finds best version

Left figure: Example parameterization of matrix-matrix multiplication for NVIDIA GPUs



Autotuning in MAGMA 1.1




- Number of GEMM variants generated and tested
 - automatically from "stencils" (parameterized code)

w/ Jakub Kurzak, UTK



Autotuning in MAGMA 1.1





Conclusions

- For the last decade or more, the research investment strategy has been overwhelmingly biased in favor of hardware
- This strategy needs to be rebalanced barriers to progress are increasingly on the software side
- High Performance Ecosystem out of balance
 - Hardware, OS, Compilers, Software, Algorithms, Applications
 - No Moore's Law for software, algorithms and applications



Collaborators / Support

- **MAGMA team** http://icl.cs.utk.edu/magma/
- PLASMA team http://icl.cs.utk.edu/plasma
- **DAGuE team** http://icl.cs.utk.edu/dague/
- **Collaborating partners**

University of Tennessee, Knoxville University of California, Berkeley **University of Colorado, Denver**

INRIA, France KAUST, Saudi Arabia













